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 
Abstract— A new quasi-two-dimensional (Q2D) model 
for laterally diffused MOS (LDMOS) RF power transistors 
is described in this paper. We model the intrinsic 
transistor as a series PHV-NHV network, where the 
regional boundary is treated as a revere biased p+/n diode. 
A single set of one-dimensional energy transport equations 
are solved across a two-dimensional cross-section in a 
"current-driven" form and specific device features are 
modeled without having to solve regional boundary node 
potentials using numerical iteration procedures within the 
model itself. This fast, process-oriented, nonlinear physical 
model is scalable over a wide range of device widths and  
accurately models DC and microwave characteristics.  
 
Index Terms— Field Effect transistor (FET), laterally diffused 
MOS (LDMOS), quasi-two-dimensional (Q2D), transistor model. 
I. INTRODUCTION 
HE LDMOS device structure is widely used in silicon  
FETs for RF and microwave power  amplifiers for 
communication applications, and is the dominant technology 
for cellular infrastructure. Indeed, LDMOS technologies are 
now available achieving 73% efficiency with 23 dB gain, 
breakdown voltages of over 110 V, over 1 Watt/mm gate 
periphery and operating frequencies up to 3.8 GHz. [1]. Fig. 1 
shows an LDMOS die in a microwave power package.  
Fig. 2 shows a schematic cross-section of a LDMOS 
transistor. A consequence of its structural asymmetry is that 
the charge and field distributions associated with the laterally 
diffused p-channel (PHV) and n-type drift (NHV) regions 
have complex drain bias dependencies, which presents 
technology specific difficulties to the various modeling 
approaches adopted. Generally, semiconductor devices are 
modeled using equivalent circuit models extracted from DC 
and microwave measurements or by using simulation software  
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Fig. 1. Photograph of an open LDMOS microwave power transistor showing 
the complex internal matching networks and the LDMOS die (courtesy of 
Freescale). 
 
based on physical descriptions of the transistor and the 
transport parameters of electrons and holes in the 
semiconductor material. More recently, models have been 
developed that account for the electro-thermal and 
electromagnetic interactions of devices that have been shown 
to be particularly important for larger power transistors [2].   
Although many studies have attempted to model different 
LDMOS architectures using sub-circuit models, here we focus 
on the development of consistent physical compact models for 
all specific device characteristics. Full two-dimensional (2D) 
numerical MOSFET models do allow insight into the device 
physics but their intensive computational requirements 
generally render them too cumbersome and slow for most 
circuit simulation applications [3]. The purpose of physical 
compact models on the other hand is to describe terminal 
attributes, including charge, current and capacitances, by a 
simplified single set of consistent, continuous and accurate 
physics-based equations, making them faster and more robust 
for circuit simulation [4]. A quasi-two-dimensional (Q2D) 
modeling approach, used successfully to model compound 
semiconductor MESFETs and HEMTs [5]-[8], achieves the 
simplicity, speed and robustness of physical compact models, 
while providing an accurate model by taking into account the 
most important physical phenomena occurring in the device. 
The general modeling strategy for the physically-based 
compact models for LDMOS is to divide the device into two 
components: an intrinsic MOS channel and a drift region, 
where the former is modeled as a high-voltage MOS transistor 
and the latter a non-linear resistor and/or JFET. The drift 
region has often been subdivided into two or more regions: an  
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Fig. 2.  Schematic cross-section of a LDMOS power transistor. 
 
accumulation region due to gate overlap, a drift region with 
cylindrical junction, an upper surface accumulation/depletion  
region under the field plate and a drift region without field 
plate [9]-[15]. Another key feature of these models is the 
inclusion of internal drain potentials at regional boundaries 
that  are solved by numerical iteration procedures within the 
model itself. 
The two main approaches to modeling the intrinsic 
transistor are based on the drift-diffusion approximation 
(neglecting hot carriers) and are centered on either the 
inversion-charge (IC) or surface-potential (SP) of the 
MOSFET channel. Here, the drain current and terminal 
charges are indirect functions of the terminal voltages through 
either the surface potential or the inversion charge density. 
Conventional surface potential models are based on the 
original charge sheet approximation [16] while for the 
inversion-charge based models, the inversion charge density is 
approximated using the UCC model [17]. Examples of IC 
compact models are the Advanced Compact MOSFET (ACM) 
[18], BSIM5 [19] and EKV [20]. However, it is the SP 
modeling approach that has taken lead position in recent years 
and examples include the PSP model [21], itself is a 
combination of the MM11 [22] and SP [23] models; the core 
of these models with charge sheet approximation consists of 
the inversion charge and channel current equations.   
  Surface potential based LDMOS models have been 
reported for DC operation only [24], and for the DC and AC 
domains [25]. The latter combines the low-voltage MOS 
region with the high-voltage drift region but does not 
demonstrate scalability. Although good accuracy for DC 
operation has been achieved by other models, these have 
lacked accuracy for the AC domain and scalability, especially 
with NHV length, temperature and device width [26]-[29]. 
Chauhan et al. present an IC based scalable general high 
voltage MOSFET model, applicable for any high voltage 
MOSFET with extended drift region, which is based on the 
EKV model and includes physical effects such as quasi-
saturation, impact ionization and self-heating [10].  
 The Q2D model for LDMOS described here uses a 1D 
transport model applied across a 2D cross-section. Separating 
the full 2D device equations into their x and y components 
allows us to rewrite them in a simplified hydrodynamic, 
 
Fig. 3. Domain and structure of Q2D  model for the intrinsic LDMOS 
transistor. The area shaded light grey represents the active channel. 
 
 “current-driven” form. The electron energy transport 
equations are then solved in the intrinsic transistor, which is 
modeled as a  PHV-NHV network where the regional 
boundary is treated as a revere biased p+/n diode. The 
nonlinear algorithm takes account of the PHV and NHV issues 
discussed previously, does not require numerical iteration of 
the internal potentials and allows accurate and predictive 
LDMOS transistor modeling without the need for intermediate 
measurement and equivalent circuit modeling. Simulation 
times are fast and this, combined with a low memory 
footprint, makes the Q2D simulator suitable for device and 
circuit simulation.   
 
II. QUASI-TWO-DIMENSIONAL LDMOS MODEL 
A. Basic Assumptions 
  Fig. 3 shows a schematic cross-section of the simplified 
intrinsic LDMOS transistor, which serves as the foundation 
for the physical Q2D model and simulator described in this 
section. Doping concentrations in the PHV and NHV regions 
are approximated from cross-sections towards the surface 
derived from two-dimensional process simulation [30] of a 7
th
-
generation RF LDMOS transistor manufactured by Freescale. 
We model the intrinsic transistor as a series PHV-NHV 
network where the former region is treated as a short channel 
ideal MOSFET and the latter a series combination of the n-
side space charge and quasi-neutral (QN) regions of a reverse 
biased p+/n diode.  
Essentially, the Q2D model assumes that the electric field in 
the active channel region is one-dimensional (1D) while 
retaining a sufficiently accurate 2D physical description of the 
conduction channel. Under these assumptions, and application 
of Gauss‟s law to an incremental volume with the uniform 
cross-sectional area defined by the Gaussian surface and 
shown in Fig. 3, we can reduce the 2D Poisson equation to 1D 
slices  
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where E is the electric field, n(x) is the carrier density and N(x) 
the effective doping density, which is a function of the doping 
density in the y direction. This is then solved self-consistently 
with a simplified 1D solution of the hot electron equations in a 
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“current-driven” form, where the static drain-to-source current 
through the device, IDS,  is assumed constant and the drain-to-
source voltage, VDS,  is given by 
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Here, VGS is the gate-to-source voltage, T the absolute 
temperature, LPHV and LNHV the length of the PHV and NHV 
region respectively, E(x) the lateral component of electric 
field, subscript i represents the step at each incremental length 
of conduction channel x and VQN is the quasi-neutral voltage. 
B. The Transport Model   
The transport equation is obtained from the current 
continuity equation, Gauss‟s law for an incremental slice and 
the simplified energy and momentum conservation equations. 
Simulation boundaries of each slice are defined by the device 
width Z, the total active channel height Y(x) and the slice 
width x. The intrinsic transistor is divided into slices of width 
less than the Debye length of the semiconductor material, and  
the transport model equations for silicon are written in terms 
of a finite differencing scheme where subscripts i and i-1 
denote local values at the conduction channel points: 
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(x) is the electron mobility, v(x)  is the electron velocity, (x) 
is the average electron energy and Ess(x) is the measured 
steady state electric field. Here, (3) is the current continuity 
equation, where the product Y(x)n(x) is the sheet carrier 
density, (4) is Gauss‟s law applied to a slice and (5) is the 
energy conservation equation.  
The steady state electric field, at a point x, is a function of 
the average electron energy, doping density and temperature, 
and is obtained from a curve fit to Monte-Carlo data [31]. The 
measured field-dependent steady state velocity can be fit by  
 
     /10, /1/)( cniss EEEEv  ,           (7) 
 
where, from [32], the fitting parameter   = 2.57  10-2T 1.55, 
the critical electric field Ec = 1.01  T 
1.55and 
n
0 = vSat,Si / Ec. 
The saturation drift velocity of electrons in silicon is given by 
  
    10, /exp1

 ITCvv SSiSat ,             (8) 
 
where, from [32], vS0 = 2.4  10
5
 m/s, C = 0.8 and I = 600 K. 
Rearrangement of the discretized current continuity and Gauss 
equation produces a quadratic in Ei(x), where one of the roots 
is positive and used to obtain the channel electric field [6]. 
The hot electron transport equations describing the model are 
solved in one dimension along the active channel in the PHV 
and NHV regions. Next, we present details of the active 
channel height and doping profiles in these regions; note that 
from here we omit i subscripts for clarity. 
C. The PHV Region 
Under the assumption that in the PHV region the gate area 
is equal to the active channel area, we obtain a current 
continuity expression similar to that of (3): 
 
 )()()( xExxZQI invDS  ,               (9) 
 
where Qinv(x) is the inversion channel charge per unit gate area 
responsible for current conduction. The charge control 
element is based on the charge sheet model [33], which 
assumes that the charges are located at the silicon surface 
beneath the gate as a sheet of charge with no potential drop or 
band bending across the inversion layer. The inversion charge 
density is given by 
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where S(x) is the surface potential, Si is the silicon 
permittivity, NA(x) is the acceptor impurity density of the p-
type (boron-doped) silicon, VT(x) is the threshold voltage, V(x) 
is the channel potential, Cox = ox / dox is the oxide capacitance 
per unit area, and ox ~ 10
-11
 F/m  and dox ~ 200 Å are the gate 
oxide permittivity and thickness respectively. A key parameter 
of a MOSFET device is the threshold voltage, which is 
defined by 
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Here, VFB(x) is the flat band voltage given by 
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where the energy gap of silicon is Eg ~ 1.12 eV and the 
difference between the Fermi and intrinsic levels, B(x), is  
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the intrinsic carrier density )2/exp(int kTENNn gVC  . 
The surface potential is related to the channel potential: 
 
 )()(2)( xVxx BS   .                           (14) 
 
Using (13), the conductive channel height at any position x 
along the conduction channel in the PHV region is readily 
obtained: 
 
 )(/)()( xqNxQxY Ainv .             (15)
                                   
Consideration of non-uniform doping profiles in the PHV 
region is important in order to enable the appropriate 
representation of the fabrication processes used in our model. 
Although there exists a non-uniform doping profile in the y 
dimension, to good approximation the profile remains 
essentially uniform on a scale comparable to  the conduction 
channel height and thus we employ only a laterally decaying 
surface doping profile for increasing x. The net effect of such 
a profile is a non-uniform conduction channel charge and 
height. 
D. The NHV Region 
As stated earlier, we model the NHV region as the n-side 
space charge and quasi-neutral (QN) regions of a reverse 
biased p+/n diode where the lateral electric field is the driving 
force for the reverse saturation drift current. The lateral 
extension of the depletion layer into the NHV region under 
negative bias is given by 
 
 )(/)()( max xqNxExw DSiLat  ,                      (16) 
 
where the maximum in the electric field Emax(x) = E(x =  LPHV) 
occurs at the PHV/NHV boundary.  
Assuming no current flows within vertical space charge 
regions associated with the field plate and reverse biased 
NHV/P-Epilayer boundary,  wFP(x) and wVert(x) respectively, 
the effective cross-sectional area of lateral current flow is 
ZY(x) where the active channel height is   
  
 )()()( xwxwdxY FPVertNHV            (17) 
 
for LPHV  < x  LFP. Here, LFP is the length of the field plate and 
dNHV is the NHV depth, which is assumed constant along its 
length. The vertical depletion width wVert(x) at any point x 
along the channel [34]  is given by   
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where NA,EPI is the uniform p-Epilayer doping and Vbi(x) is the 
built in potential across the diode: 
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For the case where the surface potential S(x) ~ V(x) is greater 
than or equal to the field plate potential VFP ~ VGS, we can 
obtain the vertical depletion approximation due to the field 
plate from MOS capacitance theory [35]: 
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Note that for simplicity we treat the vertical and lateral 
depletion processes independently when in reality there exists 
a complex interaction between them. Also, for the case where  
x > LFP, (17) is applicable in order to calculate Y(x) but with 
wFP(x) = 0. 
  For a quasi-neutral length LQN = LNHV - wLat, we use a simple 
expression to calculate the quasi-neutral voltage in the form 
 
 )(/)( xZYLxIV QNDSQN  ,                     (21) 
 
where Y(x) = Y(x = wLat). The resistivity of the n-type (arsenic-
doped) silicon is approximated from (x) ~ E(x)/qND(x)v(x) 
for x = wLat. 
As with the PHV region, consideration of non-uniform 
doping profiles in the NHV region is important for appropriate 
representation of the fabrication processes. We incorporate a 
surface doping profile ND,S(x) that increases to a plateau for 
increasing x. In practice, the NHV doping profile is also non 
uniform in the y-dimension and we accommodate this with the 
use of an effective lateral profile given by  
 
 NHVSDPHVD dxNLxYxN /)()()( , .        (22) 
E. Physical Simulation Algorithm 
At this point we should stress that along with the Q2D 
assumptions already mentioned, we also assume that at the 
PHV-NHV boundary generation and recombination currents 
are negligible, and Kirchhoff‟s current and voltage laws hold.  
The simulation proceeds by solving the discretized model 
equations over the simulation domain, extending from the 
edge of the source contact to the edge of the drain contact, for 
given instantaneous values of source current and gate voltage. 
To determine the initial electric field at the source end of the 
PHV channel E(x = 0), we use the current continuity equation 
under the assumptions that the electrons are cool (v = E) in 
the low-field region. At each mesh point the model variables 
including the channel charge and conductive channel height 
are calculated and the steady state electric field, which is a 
function of average electron energy w(x), is obtained from 
curve fits to Monte Carlo simulation data. As mentioned 
above, the channel electric field then is calculated by solving 
the quadratic form of the discrete version of the coupled 
current continuity and Gauss equation, and this is numerically 
integrated to obtain its corresponding channel potential: 
 xxExVxV iii   )()()( 11 .                  (23) 
A similar procedure is implemented at each mesh point until 
the PHV/NHV boundary is reached, thus completing a full 
simulation of the PHV channel.  
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For NHV simulation, the boundary conditions at x = LPHV 
are determined from the outputs of the PHV simulation. The 
NHV simulation proceeds across the lateral depletion width 
wLat  in a similar form to that outlined for the PHV channel but 
here the conductive channel height is obtained by different 
means as previously shown. Finally, the quasi-neutral voltage 
is obtained from (21) to complete the full simulation of the 
NHV region. Thus, as shown in (2), the Q2D algorithm gives 
access to the DC characteristics in a “current-driven” form, 
where VDS  is the channel potential at x  = LPHV + LNHV  for 
given instantaneous values of IDS and VGS. 
 Small-signal microwave S-parameters can be obtained 
using a previously reported two-stage multi-frequency 
extraction scheme [6]. This scheme uses VGS and IS as 
independent variables and the gate current and IDS as 
dependent variables, and utilizes short and open-circuit 
terminations. Extrinsic parasitic impedances are added to the 
frequency dependent admittance parameters of the intrinsic 
device to produce corresponding S-parameters. The Q2D time-
domain LDMOS simulation can also be applied to large-signal 
simulations by embedding the simulator in a dedicated time 
domain circuit or commercially available circuit simulator.  
 
III. DEVICE CHARACTERISTICS  
Validation of the accuracy of the Q2D model for LDMOS has 
been carried out by comparing the simulation and 
measurement of current-voltage data from 2.3 mm, 4.8 mm 
and 9.6 mm total gate width (4, 8 and 16 drain fingers x 600 
µm unit width respectively) 7
th
-generation HV7 LDMOS 
transistors.  Fig. 4 shows the device's PHV and NHV structure 
and doping profile; the p-Epilayer doping concentration used 
was NA,EPI ~ 10
15
 cm
-1
. The simulated data were obtained using 
188 conduction channel slices and measurements were made 
on-wafer with the transistors being contacted by ground-
signal-ground RF probes. The temperature-controlled wafer 
chuck maintained the ambient reference temperature at a 
constant at 25 C throughout the measurements.  The measured  
 
 
 
Fig. 4.   PHV and NHV structure and doping profile of a 4.8 mm intrinsic 
LDMOS transistor for vertical depths y = 0 to 300 nm and y = 0 to 150 nm 
respectively. The dashed line is the PHV-NHV regional boundary. 
data were obtained under pulsed conditions to preserve 
isothermal conditions:  the pulse width was 2 s with a 400 s 
pulse period, resulting in a duty cycle of 0.5%. A wide range 
of gate and drain bias conditions was employed to sample the 
transistor output characteristics comprehensively. 
The raw measured data was referenced to the intrinsic 
reference plane of the transistor, by de-embedding the 
extrinsic resistances from the raw measured data at the probe 
tip measurement plane using 
 
SDSRAWGSREFGS RIVV  ,, ,              (24) 
 
  )(,, SDDSRAWDSREFDS RRIVV  ,            (25) 
  
where RD and RS are the extrinsic drain and source resistances 
respectively. These extrinsic resistance values were obtained 
from broadband S-parameter measurements of the transistor 
biased in „Cold FET‟ conditions, as outlined in [36]. The 
measured and simulated data are then scaled to the periphery. 
Fig. 5 shows the excellent agreement obtained between the 
measured and simulated data, over a wide range of gate biases 
typically found in operation of the transistor. The simulated 
data have been produced entirely from the Q2D model using 
physical data of the LDMOS transistor obtained from 
fabrication process data and from the process simulation, and 
the transport parameters outlined in Section II.  
In Fig. 6, we compare the de-embedded pulsed measured 
DC IDS-VDS characteristics of the 4.8 mm transistor with the 
Q2D simulation data at gate biases close to the threshold 
voltage, ~ 2.7 V, and again the agreement between the 
measured and predicted data is excellent. Fig. 7 compares the 
measured and Q2D modeled DC transconductance,          
            , for the same transistor at various gate biases 
which demonstrates further that our Q2D model for LDMOS 
provides an accurate description of the intrinsic LDMOS DC  
characteristics over a wide range of bias conditions. Results 
from a two-dimensional simulation of the 4.8 mm LDMOS 
device using the Synopsys Sentaurus Device simulator [30] 
 
 
 
Fig. 5.   Comparison between measured and modeled DC characteristics of a 
4.8 mm intrinsic LDMOS transistor.  
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Fig. 6.  Comparison between measured and modeled DC characteristic at gate 
voltages near the threshold voltage. 
 
are superimposed on the lateral electric field Q2D simulation 
results shown in Fig. 8. Reasonable agreement between the 
simulations is achieved for parameters that are essentially 
assumed to be one-dimensional in the active conduction 
channel. 
In Fig. 9 we present the isothermal Q2D model DC 
characteristics previously shown in Fig. 4, and compare these 
with thermally degraded curves obtained with the temperature 
dependent model parameters outlined above. The latter show 
the negative differential decrease in the drain-to-source current 
at higher drain-to-source voltages resulting from self-heating 
effects observed for LDMOS RF power transistors [1], [37]. 
Model scalability is another important and desirable 
characteristic of device models. A comparison between 
measured and simulated DC IDS-VDS characteristics of 2.4 mm, 
4.8 mm and 9.6 mm LDMOS transistors in Fig. 10 
demonstrates that the Q2D model scales excellently over a 
wide range of device widths.  
 We also report that good agreement  between simulated and 
measured S-parameters data is obtained where, for example,  
at 1 GHz and 2.8 V gate bias the gain magnitude |S21| ~ 10 and 
the phase is  ~ 100 degrees. At this gate bias and 30 V drain 
voltage, Q2D large-signal modeling typically produces 
conservative gate and drain charges of 1.5 pC and 2.5 pC 
respectively, which is in good agreement with charges 
obtained through a large-signal Root model extraction from 
intrinsic measured data [1]. 
 We now highlight the Q2D simulator's low memory 
footprint and extremely fast computation time, able to evaluate 
a DC IDS-VDS point in less than 1 ms on a core i7 PC and thus 
simulation of 20 cycles of RF at 1 GHz in less than one 
second.  This is comparable with other nonlinear equivalent 
circuit models and 10000s of times faster than commercially 
available full two-dimensional device simulators such as 
Synopsys Sentaurus Device [30].  
   
 
 
 
Fig. 7. Comparison between measured and modeled DC transconductance of a 
4.8 mm intrinsic LDMOS transistor. 
 
 
Fig. 8. Q2D lateral electric field simulation results for a 4.8 mm LDMOS 
intrinsic transistor. Two-dimensional Synopsys Sentaurus Device simulation 
results of the intrinsic transistor are superimposed for comparison. The dashed 
line is the PHV-NHV regional boundary. 
 
 
Fig. 9. Comparison between the Q2D modeled isothermal and thermally 
degraded DC characteristics. 
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Fig. 10.  Comparison between measured and modeled DC characteristics of  
2.4 mm, 4.8 mm and 9.6 mm intrinsic LDMOS transistors at gate biases of  
4.0 V (top) and 8.0 V (bottom). 
 
IV. CONCLUSION 
We have described a new quasi-two-dimensional physical 
model for RF power LDMOS FETs, where the intrinsic 
transistor is modeled as a  PHV-NHV network and the 
regional boundary is treated as a reverse biased p+/n diode. 
This "current-driven" model solves simplified 1D 
hydrodynamic electron energy equations in the active channel, 
described by its 2D cross section, and does not require 
numerical iteration of the internal potentials within the model 
itself. The Q2D simulator is capable of accurately modeling 
LDMOS specific features and demonstrates good model 
accuracy in DC and microwave simulations over a wide range 
of bias conditions. Moreover, it is scalable over a wide range 
of device widths and facilitates accurate LDMOS transistor 
modeling at an execution speed sufficiently fast for circuit 
simulation applications, which makes it an attractive 
proposition for predictive modeling. 
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